| 翻訳と辞書 |
| zero address arithmetic ： ウィキペディア英語版 |
zero address arithmetic
Zero address arithmetic is a feature of a few innovative computer architectures, whereby the assignment to a physical address space is deferred until programming statement execution time. It eliminates the link step of conventional compile and link architectures, and more generally relocation.
All Burroughs large systems and medium systems had this property, as do their modern day successors that preserve the original physical architecture.
The 1960 announcement of the English Electric KDF9 is the first announcement of a zero-address instruction format computer, rapidly followed by the Burroughs B5000.〔("The KDF9 Computer - 30 Years On" )〕
==References==
抄文引用元・出典: フリー百科事典『 ウィキペディア（Wikipedia）』
■ウィキペディアで「zero address arithmetic」の詳細全文を読む
スポンサード リンク
| 翻訳と辞書 : 翻訳のためのインターネットリソース |
Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.
|
|